


IN THE CLAIMS:

The text of all pending claims, (including withdrawn claims) are set forth below. Cancelled and not entered claims are indicated with claim number and status only. The claims as listed below show added text with underlining and deleted text with ~~striketrough~~. The status of each claim is indicated with one of (original), (currently amended), (cancelled), (withdrawn), (new), (previously presented), or (not entered).

Please AMEND claims 13 and 22 and ADD new claims 23-29 in accordance with the following:

- cl
1. (CANCELLED)
 2. (CANCELLED)
 3. (CANCELLED)
 4. (CANCELLED)
 5. (CANCELLED)
 6. (CANCELLED)
 7. (CANCELLED)
 8. (CANCELLED)
 9. (CANCELLED)
 10. (CANCELLED)
 11. (CANCELLED)

12. (CANCELLED)


CT
sub 

~~13. (CURRENTLY AMENDED) A method of controlling a cache memory that is connected to a main memory with a first address space of a memory map and capable of acting as a random access memory, ~~which is executed by a computer that accesses the main memory through the cache memory~~, comprising:~~

determining whether the cache memory is acting as the random access memory; and

assigning a second address space of the memory map, which is separate from the first address space of the main memory, for the cache memory when the cache memory is acting as the random access memory.

14. (CANCELLED)

sub 


~~15. (PREVIOUSLY PRESENTED) A computer including a main memory and a cache memory, the main memory having a first address space and the cache memory being capable of acting as a random access memory, comprising:~~

a determination unit which determines whether the cache memory is acting as the random access memory;

an assignment unit which assigns a second address space, which is separate from the first address space of the main memory, for the cache memory when the cache memory is acting as the random access memory; and

a selection unit which selects one of a first assignment state and a second assignment state for the cache memory in response to a control signal, wherein, when the first assignment state is selected by the selection unit, the second address space is assigned for the cache memory, and when the second assignment state is selected by the selection unit, a third address space that partially overlaps the first address space is assigned for the cache memory.

16. (CANCELLED)

sub 

~~17. (PREVIOUSLY PRESENTED) The computer according to claim 15, further comprising:~~

sub D1
a bus control unit connecting the main memory and the cache memory;
a peripheral system connected to the computer through the bus control unit; and
an access control unit which accesses one of the main memory or the peripheral system instead of the cache memory when the cache memory is acting as the random access memory and an access request externally sent from an address outside the second address space of the cache memory is received.

18. (CANCELLED)

19. (CANCELLED)

sub D1
20. (PREVIOUSLY PRESENTED) The computer according to claim 15 further comprising a cache controller controlling the cache memory, the cache controller comprising:
a first unit performing a switching to allow the cache memory to act as the random access memory;
a second unit setting a range of the cache memory in which the cache memory is acting as the random access memory;
a third unit setting an address space of the random access memory; and
a fourth unit receiving a notification from the cache memory when an address space of the cache memory acting as the random access memory is accessed, and accessing an external storage device when an address outside the address space of the cache memory is accessed.

21. (PREVIOUSLY PRESENTED) The method according to claim 13, wherein the computer includes a bus control unit connecting the main memory and the cache memory, and a peripheral system connected to the computer through the bus control unit, and wherein, when the cache memory is acting as the random access memory and an access request externally sent from an address outside the second address space of the cache memory is received, the computer accesses one of the main memory or the peripheral system instead of the cache memory.

22. (CURRENTLY PRESENTED) A computer including a main memory and a cache memory, the main memory having a first address space of a memory map and the cache memory being capable of acting as a random access memory, comprising:

a determination unit which determines whether the cache memory is acting as the random access memory; and

an assignment unit which assigns a second address space of the memory map, which is separate from the first address space of the main memory, for the cache memory when the cache memory is acting as the random access memory.

Please **ADD** new claims 23-29 as follows:

23. (NEW) A system which controls a cache memory that is connected to a main memory with a first address space of a memory map and capable of acting as a random access memory, comprising:

a determining unit which determines whether the cache memory is acting as the random access memory; and

an assigning unit which assigns a second address space of the memory map, which is separate from the first address space of the main memory, for the cache memory when the cache memory is acting as the random access memory.

24. (NEW) A method of controlling a computer having a main memory for which a first memory space of a memory map is assigned, and a cache memory, comprising:

assigning a second address space of the memory map, which is separate from the first address space of the main memory, for the cache memory when the cache memory is acting as a random access memory.

25. (NEW) A system which controls a cache memory that is connected to a main memory with a first address space of a memory map and capable of acting as a random access memory, comprising:

a determining unit which determines whether the cache memory is acting as the random access memory;

2nd DT
an assigning unit which assigns a second address space of the memory map, which is separate from the first address space of the main memory, for the cache memory when the cache memory is acting as the random access memory; and

a selection unit which selects one of a first assignment state and a second assignment state for the cache memory in response to a control signal, wherein, when the first assignment state is selected by the selection unit, the second address space is assigned for the cache memory, and when the second assignment state is selected by the selection unit, a third address space that partially overlaps the first address space is assigned for the cache memory.

26. (NEW) The system according to claim 25, further comprising:
a bus control unit connecting the main memory and the cache memory;
a peripheral system connected to a computer through the bus control unit; and
an access control unit which accesses one of the main memory or the peripheral system instead of the cache memory when the cache memory is acting as the random access memory and an access request externally sent from an address outside the second address space of the cache memory is received.

27. (NEW) The system according to claim 25, further comprising a cache controller controlling the cache memory, the cache controller comprising:

a first unit performing a switching to allow the cache memory to act as the random access memory;

a second unit setting a range of the cache memory in which the cache memory is acting as the random access memory;

a third unit setting an address space of the random access memory; and

a fourth unit receiving a notification from the cache memory when an address space of the cache memory acting as the random access memory is accessed, and accessing an external storage device when an address outside the address space of the cache memory is accessed.

28. (NEW) The method according to claim 13, wherein the second address space is fixed in the memory map.

Serial No. 09/671,117

Docket No. 1614.1082

Pub D1
CT

29. (NEW) The system according to claim 23, wherein the second address space is fixed in the memory map.